Sciweavers

5107 search results - page 708 / 1022
» Design Issue Of ECTST
Sort
View
IPCCC
2006
IEEE
16 years 23 days ago
OS-aware tuning: improving instruction cache energy efficiency on system workloads
Low power has been considered as an important issue in instruction cache (I-cache) designs. Several studies have shown that the I-cache can be tuned to reduce power. These techniq...
Tao Li, Lizy K. John
IPPS
2006
IEEE
16 years 23 days ago
A case for exploit-robust and attack-aware protocol RFCs
A large number of vulnerabilities occur because protocol implementations failed to anticipate illegal packets. rfcs typically define what constitute “right” packets relevant ...
Venkat Pothamsetty, Prabhaker Mateti
ASPDAC
2006
ACM
157views Hardware» more  ASPDAC 2006»
16 years 21 days ago
Delay modeling and static timing analysis for MTCMOS circuits
- One of the critical issues in MTCMOS design is how to estimate a circuit delay quickly. In this paper, we propose a delay modeling and static timing analysis (STA) methodology ta...
Naoaki Ohkubo, Kimiyoshi Usami
ASPLOS
2006
ACM
16 years 21 days ago
Geiger: monitoring the buffer cache in a virtual machine environment
Virtualization is increasingly being used to address server management and administration issues like flexible resource allocation, service isolation and workload migration. In a...
Stephen T. Jones, Andrea C. Arpaci-Dusseau, Remzi ...
ASSETS
2006
ACM
16 years 21 days ago
Interactive tracking of movable objects for the blind on the basis of environment models and perception-oriented object recognit
In previous work we have presented a prototype of an assistant system for the blind that can be used for self-localization and interactive object identification of static objects ...
Andreas Hub, Tim Hartter, Thomas Ertl