Sciweavers

1061 search results - page 119 / 213
» Dependently Sorted Logic
Sort
View
IEEEPACT
2007
IEEE
16 years 15 days ago
Error Detection Using Dynamic Dataflow Verification
Continued scaling of CMOS technology to smaller transistor sizes makes modern processors more susceptible to both transient and permanent hardware faults. Circuitlevel techniques ...
Albert Meixner, Daniel J. Sorin
CAV
2007
Springer
110views Hardware» more  CAV 2007»
16 years 11 days ago
Hector: Software Model Checking with Cooperating Analysis Plugins
We present Hector, a software tool for combining different abstraction methods to extract sound models of heap-manipulating imperative programs with recursion. Extracted models ma...
Nathaniel Charlton, Michael Huth
FPGA
2004
ACM
136views FPGA» more  FPGA 2004»
15 years 11 months ago
Active leakage power optimization for FPGAs
We consider active leakage power dissipation in FPGAs and present a “no cost” approach for active leakage reduction. It is well-known that the leakage power consumed by a digi...
Jason Helge Anderson, Farid N. Najm, Tim Tuan
MABS
2004
Springer
15 years 11 months ago
Distributed Simulation of MAS
The efficient simulation of multi-agent systems presents particular challenges which are not addressed by current parallel discrete event simulation (PDES) models and techniques. ...
Michael Lees, Brian Logan, Rob Minson, Ton Oguara,...
MICRO
2003
IEEE
101views Hardware» more  MICRO 2003»
15 years 11 months ago
Macro-op Scheduling: Relaxing Scheduling Loop Constraints
Ensuring back-to-back execution of dependent instructions in a conventional out-of-order processor requires scheduling logic that wakes up and selects instructions at the same rat...
Ilhyun Kim, Mikko H. Lipasti