Sciweavers

568 search results - page 83 / 114
» Decoupled Hardware Support for Distributed Shared Memory
Sort
View
CODES
2005
IEEE
15 years 11 months ago
Conflict analysis in multiprocess synthesis for optimized system integration
This paper presents a novel approach for multiprocess synthesis supporting well-tailored module integration at system level. The goal is to extend the local scope of existing arch...
Oliver Bringmann, Wolfgang Rosenstiel, Axel Sieben...
IPPS
1998
IEEE
15 years 10 months ago
An Object Model for Multiprogramming
We have developed a programming model that integrates concurrency with object-based programming. The model includes features for object definition and instantiation, and it support...
Jayadev Misra
ICCD
2008
IEEE
167views Hardware» more  ICCD 2008»
16 years 10 days ago
Exploiting spare resources of in-order SMT processors executing hard real-time threads
— We developed an SMT processor that allows a static WCET analysis of several hard real-time threads and uses the remaining resources for soft or non real-time threads. The analy...
Jörg Mische, Sascha Uhrig, Florian Kluge, The...
IPPS
2006
IEEE
15 years 12 months ago
Compiler assisted dynamic management of registers for network processors
Modern network processors support high levels of parallelism in packet processing by supporting multiple threads that execute on a micro-engine. Threads switch context upon encoun...
R. Collins, Fernando Alegre, Xiaotong Zhuang, Sant...
IPPS
2010
IEEE
15 years 3 months ago
Structuring the execution of OpenMP applications for multicore architectures
Abstract--The now commonplace multi-core chips have introduced, by design, a deep hierarchy of memory and cache banks within parallel computers as a tradeoff between the user frien...
François Broquedis, Olivier Aumage, Brice G...