868 search results - page 8 / 174 » Debugging for Model Expansion |
152
click to vote
QEST
2008
IEEE
16 years 6 days ago
2008
IEEE
Abstract—We present an approach to support the debugging of stochastic system models using interactive visualization. The goal of this work is to facilitate the identification o...
216
Voted
TCAD
2010
15 years 16 days ago
2010
Design debugging is a major bottleneck in modern VLSI design flows as both the design size and the length of the error trace contribute to its inherent complexity. With typical des...
139
click to vote
GLVLSI
2009
IEEE
16 years 17 days ago
2009
IEEE
In the context of formal verification Bounded Model Checking (BMC) has shown to be very powerful for large industrial designs. BMC is used to check whether a circuit satisfies a...
168
Voted
ECAI
2004
Springer
15 years 11 months ago
2004
Springer
Model-based diagnosis applied to computer programs has been studied for several years. Although there are still weaknesses in the used models, especially on dealing with dynamic da...
152
Voted
DAGSTUHL
2006
15 years 7 months ago
2006
Verification and Simulation share many issues, one is that simulation models require validation and verification. In the context of simulation, verification is understood as the ta...