1581 search results - page 95 / 317 » Date Warehouse Design |
154
click to vote
DATE
2007
IEEE
16 years 1 months ago
2007
IEEE
This paper proposes an innovative methodology to perform and validate a Failure Mode and Effects Analysis (FMEA) at System-on-Chip (SoC) level. This is done in compliance with the...
176
click to vote
DATE
2006
IEEE
16 years 22 days ago
2006
IEEE
Despite recent advances in FPGA devices and embedded cores, their deployment in commercial products remains rather limited due to practical constraints on, for example, cost, size...
139
click to vote
DATE
2006
IEEE
16 years 22 days ago
2006
IEEE
: In this research, a fixed-point multimedia co-processor is designed and tested into an ARM-10 based mobile graphics processor for portable 2-D and 3-D multimedia applications. Th...
170
click to vote
DATE
2003
IEEE
15 years 12 months ago
2003
IEEE
Managing the complexity of designing chips containing billions of transistors requires decoupling computation from communication. For the communication, scalable and compositional...
173
click to vote
DATE
2010
IEEE
15 years 11 months ago
2010
IEEE
—This paper presents a design space exploration of a selective load value prediction scheme suitable for energyaware Simultaneous Multi-Threaded (SMT) architectures. A load value...