Sciweavers

5414 search results - page 285 / 1083
» Data representation synthesis
Sort
View
ASAP
2007
IEEE
169views Hardware» more  ASAP 2007»
16 years 29 days ago
Reduced Delay BCD Adder
Financial and commercial applications use decimal data and spend most of their time in decimal arithmetic. Software implementation of decimal arithmetic is typically at least 100 ...
A. A. Bayrakci, A. Akkas
CMMR
2005
Springer
160views Music» more  CMMR 2005»
16 years 4 days ago
The pureCMusic (pCM++) Framework as Open-Source Music Language
The pureCMusic (pCM++) framework gives the possibility to write a piece of music in terms of an algorithmic-composition-based program -also controlled by data streaming from extern...
Leonello Tarabella
ARCS
2004
Springer
16 years 18 hour ago
Reconfigurable OPTO-ASICs as base for future self-organizing CMOS cameras
: We investigated different parallel SIMD (single instruction multiple data) architectures based on pure programmable and reconfigurable approaches for their appropriateness for in...
Dietmar Fey, Daniel Schmidt 0003, Andreas Loos
EUROMICRO
1999
IEEE
15 years 11 months ago
An Improved Scheduling Technique for Time-Triggered Embedded Systems
In this paper we present an improved scheduling technique for the synthesis of time-triggered embedded systems. Our system model captures both the flow of data and that of control...
Paul Pop, Petru Eles, Zebo Peng
ISSS
1999
IEEE
149views Hardware» more  ISSS 1999»
15 years 11 months ago
A Buffer Merging Technique for Reducing Memory Requirements of Synchronous Dataflow Specifications
Synchronous Dataflow, a subset of dataflow, has proven to be a good match for specifying DSP programs. Because of the limited amount of memory in embedded DSPs, a key problem duri...
Praveen K. Murthy, Shuvra S. Bhattacharyya