Sciweavers

4198 search results - page 698 / 840
» Data Parallel Program Design
Sort
View
HPCA
2009
IEEE
16 years 7 months ago
Optimizing communication and capacity in a 3D stacked reconfigurable cache hierarchy
Cache hierarchies in future many-core processors are expected to grow in size and contribute a large fraction of overall processor power and performance. In this paper, we postula...
Niti Madan, Li Zhao, Naveen Muralimanohar, Anirudd...
EDOC
2008
IEEE
16 years 26 days ago
EA4UP: An Enterprise Architecture-Assisted Telecom Service Development Method
The cost of a telecom service development is correlated to the discontinuity and the complexity of the process. To solve this problem, we propose a method dedicated to telecom ser...
Jacques Simonin, Francis Alizon, Jean-Pierre Desch...
AINA
2007
IEEE
16 years 23 days ago
Sim-PowerCMP: A Detailed Simulator for Energy Consumption Analysis in Future Embedded CMP Architectures
Continuous improvements in integration scale have made major microprocessor vendors to move to designs that integrate several processor cores on the same chip. Chip-multiprocessor...
Antonio Flores, Juan L. Aragón, Manuel E. A...
MIDDLEWARE
2007
Springer
16 years 16 days ago
Removing the need for state dissemination in grid resource brokering
Resource brokering in Grids is nowadays handled by resource brokers that require detailed knowledge of the state of the resources that they broker. In business settings, surrender...
Peer Hasselmeyer
CCGRID
2006
IEEE
16 years 14 days ago
Network Bandwidth Predictor (NBP): A System for Online Network performance Forecasting
The applicability of network-based computing depends on the availability of the underlying network bandwidth. However, network resources are shared and the available network bandw...
Alaknantha Eswaradass, Xian-He Sun, Ming Wu