Sciweavers

1456 search results - page 94 / 292
» DYANA: An Environment for Embedded System Design and Analysi...
Sort
View
DATE
2006
IEEE
82views Hardware» more  DATE 2006»
16 years 15 days ago
Performance analysis of greedy shapers in real-time systems
— Traffic shaping is a well-known technique in the area of networking and is proven to reduce global buffer requirements and end-to-end delays in networked systems. Due to these...
Ernesto Wandeler, Alexander Maxiaguine, Lothar Thi...
KBSE
2008
IEEE
16 years 26 days ago
Unifying Analysis Tools with Rosetta
The Rosetta system specification language will require a variety of analysis capabilities to assist system designers. The language’s generality prohibits the development of a s...
Nicolas Frisby
LCTRTS
2004
Springer
15 years 11 months ago
Flattening statecharts without explosions
We present a polynomial upper bound for flattening of UML statecharts. An efficient flattening technique is derived and implemented in SCOPE—a code generator targeting constra...
Andrzej Wasowski
LCTRTS
2010
Springer
15 years 11 months ago
Cache vulnerability equations for protecting data in embedded processor caches from soft errors
Continuous technology scaling has brought us to a point, where transistors have become extremely susceptible to cosmic radiation strikes, or soft errors. Inside the processor, cac...
Aviral Shrivastava, Jongeun Lee, Reiley Jeyapaul
TECS
2008
122views more  TECS 2008»
15 years 6 months ago
Quantitative analysis of the speed/accuracy trade-off in transaction level modeling
tion. Transaction Level Modeling (TLM) has been proposed to abstract communication for highspeed system simulation and rapid design space exploration. Although being widely accepte...
Gunar Schirner, Rainer Dömer