Sciweavers

1440 search results - page 70 / 288
» Cost-Sharing Mechanisms for Network Design
Sort
View
ISVLSI
2008
IEEE
173views VLSI» more  ISVLSI 2008»
16 years 21 days ago
Hermes-GLP: A GALS Network on Chip Router with Power Control Techniques
The evolution of deep submicron technologies allows the development of increasingly complex Systems on a Chip (SoC). However, this evolution is rendering less viable some well-est...
Julian J. H. Pontes, Matheus T. Moreira, Rafael So...
MICRO
2006
IEEE
145views Hardware» more  MICRO 2006»
16 years 10 days ago
A Floorplan-Aware Dynamic Inductive Noise Controller for Reliable Processor Design
Power delivery is a growing reliability concern in microprocessors as the industry moves toward feature-rich, powerhungrier designs. To battle the ever-aggravating power consumpti...
Fayez Mohamood, Michael B. Healy, Sung Kyu Lim, Hs...
TOMACS
1998
140views more  TOMACS 1998»
15 years 6 months ago
Technical Note: A Hierarchical Computer Architecture Design and Simulation Environment
architectures at multiple levels of abstraction, encompassing both hardware and software. It has five modes of operation (Design, Model Validation, Build Simulation, Simulate Syste...
Paul S. Coe, Fred W. Howell, Roland N. Ibbett, Lau...
INFOCOM
2008
IEEE
16 years 22 days ago
Cross-Layer Quality of Service Support for UWB Wireless Multimedia Sensor Networks
—Wireless Multimedia Sensor Networks (WMSNs) are networks of wirelessly interconnected devices that allow retrieving video and audio streams, still images, and scalar sensor data...
Tommaso Melodia, Ian F. Akyildiz
CEC
2007
IEEE
16 years 20 days ago
Evolving cooperation in the non-iterated prisoner's dilemma: A social network inspired approach
— Online service provision is becoming increasingly decentralized as system designers pursue the benefits gained from utilizing nodes at the periphery of the network. However, d...
T. S. Ellis, X. Yao