160 search results - page 27 / 32 » Cooperative Caching for Chip Multiprocessors |
320
click to vote
GLVLSI
2011
IEEE
14 years 9 months ago
2011
IEEE
This paper proposes a novel L1 data cache design with dualversioning SRAM cells (dvSRAM) for chip multi-processors (CMP) that implement optimistic concurrency proposals. In this n...
170
click to vote
DATE
2005
IEEE
15 years 11 months ago
2005
IEEE
Run-time task migration in a heterogeneous multiprocessor System-on-Chip (MP-SoC) is a challenge that requires cooperation between the task and the operating system. In task migra...
150
click to vote
ISCA
2005
IEEE
15 years 11 months ago
2005
IEEE
Chip multiprocessors (CMPs) substantially increase capacity pressure on the on-chip memory hierarchy while requiring fast access. Neither private nor shared caches can provide bot...
151
click to vote
HPCA
2006
IEEE
16 years 6 months ago
2006
IEEE
This paper explores the multi-dimensional design space for chip multiprocessors, exploring the inter-related variables of core count, pipeline depth, superscalar width, L2 cache s...
163
click to vote
HPCA
2003
IEEE
16 years 6 months ago
2003
IEEE
This paper identifies node affinity as an important property for scalable general-purpose locks. Nonuniform communication architectures (NUCAs), for example CCNUMAs built from a f...