Sciweavers

5339 search results - page 464 / 1068
» Controllable Delay-Insensitive Processes
Sort
View
ITC
1999
IEEE
118views Hardware» more  ITC 1999»
15 years 11 months ago
Logic BIST for large industrial designs: real issues and case studies
This paper discusses practical issues involved in applying logic built-in self-test (BIST) to four large industrial designs. These multi-clock designs, ranging in size from 200K t...
Graham Hetherington, Tony Fryars, Nagesh Tamarapal...
VL
1999
IEEE
104views Visual Languages» more  VL 1999»
15 years 11 months ago
Pragmatic Graph Rewriting Modifications
We present new pragmatic constructs for easing programming in visual graph rewriting programming languages. The first is a modification to the rewriting process for nodes the host...
Peter J. Rodgers, Natalia Vidal
HASE
1998
IEEE
15 years 11 months ago
Incremental Development of a High Integrity Compiler: Experience from an Industrial Development
We have developed and successfully applied a technique to build a high integrity compiler from Pasp, a Pascal-like language, to Asp, the target language for a high integrity proce...
Susan Stepney
ICCAD
1998
IEEE
71views Hardware» more  ICCAD 1998»
15 years 11 months ago
High-level variable selection for partial-scan implementation
In this paper, we propose a high-level variable selection for partial-scan approach to improve the testability of digital systems. The testability of a design is evaluated at the ...
Frank F. Hsu, Janak H. Patel
RTAS
1998
IEEE
15 years 11 months ago
FARA - A Framework for Adaptive Resource Allocation in Complex Real-Time Systems
This paper introduces FARA, a framework that provides abstractions and mechanisms for building integrated adaptation and resource allocation services in complex real-time systems....
Daniela Rosu, Karsten Schwan, Sudhakar Yalamanchil...