249 search results - page 37 / 50 » Context Sensitivity in Logical Modeling with Time Delays |
129
click to vote
TASLP
2010
15 years 4 months ago
2010
—The digital emulation of analog audio effects and synthesis components, through the simulation of lumped circuit components has seen a large amount of activity in recent years; ...
191
click to vote
ENTCS
2006
15 years 6 months ago
2006
Separation logic [20,21,14] began life as an extended formalisation of Burstall's treatment of list-mutating programs [8]. It rapidly became clear that there was more that it...
129
click to vote
NETWORKING
2004
15 years 7 months ago
2004
: IEEE 802.11 exhibits both short-term and long-term unfairness [15]. The short-term fairness automatically gives rise to long-term fairness, but not vice versa [11]. When we thoro...
169
click to vote
DSN
2002
IEEE
15 years 11 months ago
2002
IEEE
Model checking has been introduced as an automated technique to verify whether functional properties, expressed in a formal logic like computational tree logic (CTL), do hold in a...
205
click to vote
AB
2008
Springer
16 years 11 days ago
2008
Springer
Abstract. A well-known discrete approach to modeling biological regulatory networks is the logical framework developed by R. Thomas. The network structure is captured in an interac...