7557 search results - page 1345 / 1512 » Constraints as a design pattern |
190
click to vote
ISPD
2009
ACM
16 years 1 months ago
2009
ACM
As VLSI technology moves to the 65nm node and beyond, interconnect delay greatly limits the circuit performance. As a critical component in interconnect synthesis, layer assignmen...
175
click to vote
SENSYS
2009
ACM
16 years 1 months ago
2009
ACM
This paper describes Mercury, a wearable, wireless sensor platform for motion analysis of patients being treated for neuromotor disorders, such as Parkinson’s Disease, epilepsy,...
175
click to vote
MICRO
2009
IEEE
16 years 1 months ago
2009
IEEE
The phase-change random access memory (PRAM) technology is fast maturing to production levels. Main advantages of PRAM are non-volatility, byte addressability, in-place programmab...
186
click to vote
FPGA
2007
ACM
16 years 20 days ago
2007
ACM
Shrinking time-to-market and high demand for productivity has driven traditional hardware designers to use design methodologies that start from high-level languages. However, meet...
158
click to vote
CODES
2006
IEEE
16 years 17 days ago
2006
IEEE
When designing a System-on-Chip (SoC) using a Networkon-Chip (NoC), silicon area and power consumption are two key elements to optimize. A dominant part of the NoC area and power ...