Sciweavers

7557 search results - page 1295 / 1512
» Constraints as a design pattern
Sort
View
VLSID
1999
IEEE
93views VLSI» more  VLSID 1999»
15 years 11 months ago
Spec-Based Repeater Insertion and Wire Sizing for On-chip Interconnect
Recently Lillis, et al. presented an elegant dynamic programming approach to RC interconnect delay optimization through driver sizing, repeater insertion, and, wire sizing which e...
Noel Menezes, Chung-Ping Chen
ICCAD
1998
IEEE
105views Hardware» more  ICCAD 1998»
15 years 11 months ago
Fanout optimization under a submicron transistor-level delay model
In this paper we present a new fanout optimization algorithm which is particularly suitable for digital circuits designed with submicron CMOS technologies. Restricting the class o...
Pasquale Cocchini, Massoud Pedram, Gianluca Piccin...
AMET
1998
Springer
15 years 10 months ago
Bid Evaluation and Selection in the MAGNET Automated Contracting System
We present an approach to the bid-evaluation problem in a system for multi-agent contract negotiation, called MAGNET. The MAGNET market infrastructure provides support for a variet...
Erik S. Steinmetz, John Collins, Scott Jamison, Ra...
DASFAA
1997
IEEE
112views Database» more  DASFAA 1997»
15 years 10 months ago
Client-Server Optimization for Multimedia Document Exchange
The success of the World Wide Web is boosting the development of multimedia database systems and their integration into the internet. For the documents stored and exchanged in the...
Gerhard Köstler, Wolfgang L. J. Kowarschick, ...
DFT
1997
IEEE
93views VLSI» more  DFT 1997»
15 years 10 months ago
An IDDQ Sensor for Concurrent Timing Error Detection
Abstract— Error control is a major concern in many computer systems, particularly those deployed in critical applications. Experience shows that most malfunctions during system o...
Christopher G. Knight, Adit D. Singh, Victor P. Ne...
« Prev « First page 1295 / 1512 Last » Next »