Sciweavers

3220 search results - page 514 / 644
» Constrained Graph Processes
Sort
View
ICCAD
2000
IEEE
109views Hardware» more  ICCAD 2000»
15 years 10 months ago
Latency-Guided On-Chip Bus Network Design
Abstract— Deep submicron technology scaling has two major ramifications on the design process. First, reduced feature size significantly increases wire delay, thus resulting in...
Milenko Drinic, Darko Kirovski, Seapahn Meguerdich...
SI3D
1999
ACM
15 years 10 months ago
Haptic sculpting of dynamic surfaces
Conventional free-form surface design usually require tedious control-point manipulation and/or painstaking constraint specification via unnatural mouse-based interfaces. This pa...
Frank Dachille, Hong Qin, Arie E. Kaufman, Jihad E...
RECOMB
1998
Springer
15 years 10 months ago
The hierarchical organization of molecular structure computations
The task of computing molecular structure from combinations of experimental and theoretical constraints is expensive because of the large number of estimated parameters (the 3D co...
Cheng Che Chen, Jaswinder Pal Singh, Russ B. Altma...
VL
1993
IEEE
159views Visual Languages» more  VL 1993»
15 years 10 months ago
A Visual Logic Programming Language Based on Sets and Partitioning Constraints
This paper presents a new programming language named SPARCL that has four major elements: it is a visual language, it is a logic programming language, it relies on sets to organiz...
Lindsey L. Spratt, Allen L. Ambler
VISUALIZATION
1992
IEEE
15 years 10 months ago
Display of Scientific Data Structures for Algorithm Visualization
algorithms as networks of modules. The data flow architecture is popular because of the flexibility of mixing calculation modules with display modules, and because of its easy grap...
William L. Hibbard, Charles R. Dyer, Brian E. Paul