Sciweavers

2186 search results - page 132 / 438
» Considering an Organization's Memory
Sort
View
ICPP
2003
IEEE
15 years 11 months ago
Scheduling Algorithms with Bus Bandwidth Considerations for SMPs
The bus that connects processors to memory is known to be a major architectural bottleneck in SMPs. However, both software and scheduling policies for these systems generally focu...
Christos D. Antonopoulos, Dimitrios S. Nikolopoulo...
ICEIS
2002
IEEE
15 years 11 months ago
The AEX Method and Its Instrumentation
: We aim at elaborating a decision support system to manage concrete experience, using Artificial Intelligence methods, such as Case-Based Reasoning. We target any organization tha...
Sabine Delaître, Alain Giboin, Sabine Moisan
WMTE
2002
IEEE
15 years 11 months ago
Pattern-Based Annotations on E-Books: From Personal to Shared Didactic Content
Our research aims at defining models and software tools in order to provide learners with a training memory. This memory is a computer-based space where a learner can organize and...
Cyrille Desmoulins, Dominique Mille
VLSID
2000
IEEE
94views VLSI» more  VLSID 2000»
15 years 11 months ago
A Genetic Algorithm for the Synthesis of Structured Data Paths
The technique presented here achieves simultaneous optimization of schedule time and data path component cost within a structured data path architecture, using a genetic algorithm...
Chittaranjan A. Mandal, R. M. Zimmer
DATE
1999
IEEE
115views Hardware» more  DATE 1999»
15 years 10 months ago
EXPRESSION: A Language for Architecture Exploration through Compiler/Simulator Retargetability
We describe EXPRESSION, a language supporting architectural design space exploration for embedded Systems-onChip (SOC) and automatic generation of a retargetable compiler/simulato...
Ashok Halambi, Peter Grun, Vijay Ganesh, Asheesh K...