Sciweavers

4604 search results - page 342 / 921
» Concurrency in Synchronous Systems
Sort
View
ESOP
1998
Springer
15 years 11 months ago
Mode-Automata: About Modes and States for Reactive Systems
Abstract. In the eld of reactive system programming, data ow synchronous languages like Lustre BCH+85,CHPP87 or Signal GBBG85 o er a syntax similar to block-diagrams, and can be e ...
Florence Maraninchi, Yann Rémond
DATE
2004
IEEE
126views Hardware» more  DATE 2004»
15 years 10 months ago
Generalized Latency-Insensitive Systems for Single-Clock and Multi-Clock Architectures
Latency-insensitive systems were recently proposed by Carloni et al. as a correct-by-construction methodology for single-clock system-on-a-chip (SoC) design using predesigned IP b...
Montek Singh, Michael Theobald
TCAD
2008
103views more  TCAD 2008»
15 years 6 months ago
Topology-Based Performance Analysis and Optimization of Latency-Insensitive Systems
Latency-insensitive protocols allow system-on-chip (SoC) engineers to decouple the design of the computing cores from the design of the intercore communication channels while follo...
Rebecca L. Collins, Luca P. Carloni
VTC
2007
IEEE
16 years 1 months ago
A Novel Timing and Frequency Offset Estimation Scheme for OFDM Systems
— A novel structure of training symbol is proposed for orthogonal frequency division multiplexing (OFDM) systems. With the proposed training symbol, which has repeated sample blo...
Shun-Sheng Wang, Chih-Peng Li, Chin-Liang Wang
RTCSA
2005
IEEE
16 years 13 days ago
An On-Chip Garbage Collection Coprocessor for Embedded Real-Time Systems
Garbage collection considerably increases programmer productivity and software quality. However, it is difficult to implement garbage collection both efficiently and suitably fo...
Matthias Meyer