Sciweavers

5180 search results - page 772 / 1036
» Concurrency, Time, and Constraints
Sort
View
DAC
2006
ACM
16 years 7 months ago
Efficient SAT-based Boolean matching for FPGA technology mapping
Most FPGA technology mapping approaches either target Lookup Tables (LUTs) or relatively simple Programmable Logic Blocks (PLBs). Considering networks of PLBs during technology map...
Sean Safarpour, Andreas G. Veneris, Gregg Baeckler...
WWW
2007
ACM
16 years 7 months ago
A unified platform for data driven web applications with automatic client-server partitioning
Data-driven web applications are usually structured in three tiers with different programming models at each tier. This division forces developers to manually partition applicatio...
Fan Yang 0002, Nitin Gupta 0003, Nicholas Gerner, ...
ICSE
2003
IEEE-ACM
16 years 6 months ago
Problems and Programmers: An Educational Software Engineering Card Game
Problems and Programmers is an educational card game that we have developed to help teach software engineering. It is based on the observation that students, in a typical software...
Alex Baker, Emily Oh Navarro, André van der...
ICCD
2008
IEEE
111views Hardware» more  ICCD 2008»
16 years 3 months ago
Test-access mechanism optimization for core-based three-dimensional SOCs
— Test-access mechanisms (TAMs) and test wrappers (e.g., the IEEE Standard 1500 wrapper) facilitate the modular testing of embedded cores in a core-based system-on-chip (SOC). Su...
Xiaoxia Wu, Yibo Chen, Krishnendu Chakrabarty, Yua...
ICCD
2004
IEEE
119views Hardware» more  ICCD 2004»
16 years 3 months ago
Simultaneous Shield and Buffer Insertion for Crosstalk Noise Reduction in Global Routing
We present a method for incorporating crosstalk reduction criteria into global routing under an innovative power supply architecture, while considering the constraints imposed by ...
Tianpei Zhang, Sachin S. Sapatnekar