Sciweavers

5180 search results - page 691 / 1036
» Concurrency, Time, and Constraints
Sort
View
ICSE
2005
IEEE-ACM
16 years 7 months ago
Check 'n' crash: combining static checking and testing
We present an automatic error-detection approach that combines static checking and concrete test-case generation. Our approach consists of taking the abstract error conditions inf...
Christoph Csallner, Yannis Smaragdakis
PERCOM
2007
ACM
16 years 6 months ago
Ontology-Directed Generation of Frameworks for Pervasive Service Development
Pervasive computing applications are tedious to develop because they combine a number of problems ranging from device heterogeneity, to middleware constraints, to lack of programm...
Charles Consel, Wilfried Jouve, Julien Lancia, Nic...
ICCD
2008
IEEE
133views Hardware» more  ICCD 2008»
16 years 3 months ago
Reliability-aware Dynamic Voltage Scaling for energy-constrained real-time embedded systems
— The Dynamic Voltage Scaling (DVS) technique is the basis of numerous state-of-the-art energy management schemes proposed for real-time embedded systems. However, recent researc...
Baoxian Zhao, Hakan Aydin, Dakai Zhu
STACS
2010
Springer
16 years 1 months ago
Exact Covers via Determinants
Given a k-uniform hypergraph on n vertices, partitioned in k equal parts such that every hyperedge includes one vertex from each part, the k-Dimensional Matching problem asks wheth...
Andreas Björklund
ATS
2009
IEEE
99views Hardware» more  ATS 2009»
16 years 1 months ago
Test Generation for Designs with On-Chip Clock Generators
High performance designs often use the on-chip device PLLs for accurate test clock generation during testing. The on-chip clock generator is designed in a programmable way to faci...
Xijiang Lin, Mark Kassab