Sciweavers

4401 search results - page 516 / 881
» Computing with Default Logic
Sort
View
DAC
1995
ACM
15 years 10 months ago
The Validity of Retiming Sequential Circuits
Retiming has been proposed as an optimizationstep forsequential circuits represented at the net-list level. Retiming moves the latches across the logic gates and in doing so chang...
Vigyan Singhal, Carl Pixley, Richard L. Rudell, Ro...
227
Voted
CONCUR
1991
Springer
15 years 10 months ago
A Method for the Development of Totally Correct Shared-State Parallel Programs
Abstract. A syntax-directed formal system for the development of totally correct programs with respect to an (unfair) shared-state parallel programming language is proposed. The pr...
Ketil Stølen
REX
1991
15 years 10 months ago
From Timed to Hybrid Systems
We propose a framework for the formal speci cation and veri cation of timed and hybrid systems. For timed systems we propose a speci cation language that refers to time only throug...
Oded Maler, Zohar Manna, Amir Pnueli
WSC
2007
15 years 9 months ago
Special purpose simulation template for workflow analysis in construction
Workflow analysis is an important component in the simulation of construction operations. It involves creating a specific number of work requests for a crew every time period, com...
Sivakumar Palaniappan, Anil Sawhney, Howard H. Bas...
DAC
2005
ACM
15 years 8 months ago
Dynamic reconfiguration with binary translation: breaking the ILP barrier with software compatibility
In this paper we present the impact of dynamically translating any sequence of instructions into combinational logic. The proposed approach combines a reconfigurable architecture ...
Antonio Carlos Schneider Beck, Luigi Carro