Sciweavers

4401 search results - page 473 / 881
» Computing with Default Logic
Sort
View
DAC
2005
ACM
16 years 7 months ago
Structural search for RTL with predicate learning
We present an efficient search strategy for satisfiability checking on circuits represented at the register-transfer-level (RTL). We use the RTL circuit structure by extending con...
Ganapathy Parthasarathy, Madhu K. Iyer, Kwang-Ting...
DAC
2006
ACM
16 years 7 months ago
Transistor abstraction for the functional verification of FPGAs
or Abstraction for the Functional Verification of FPGAs Guy Dupenloup, Thierry Lemeunier, Roland Mayr Altera Corporation 101 Innovation Drive San Jose, CA 95134 1-408-544-8672 {gdu...
Guy Dupenloup, Thierry Lemeunier, Roland Mayr
WWW
2001
ACM
16 years 7 months ago
A Logic-based Framework for Mobile Intelligent Information Agents
Information agents are computational software systems that provides transparent access to many different information sources in the Internet, and to be able to retrieve, analyze, ...
Naoki Fukuta, Takayuki Ito, Toramatsu Shintani
VLSID
2008
IEEE
122views VLSI» more  VLSID 2008»
16 years 7 months ago
A Module Checking Based Converter Synthesis Approach for SoCs
Protocol conversion involves the use of a converter to control communication between two or more protocols such that desired system-level specifications can be satisfied. We invest...
Roopak Sinha, Partha S. Roop, Samik Basu
PERCOM
2006
ACM
16 years 6 months ago
Virtual Channel Management for Densely Deployed IEEE 802.15.4 LR-WPANs
The number of channels specified for IEEE 802.15.4 Low-Rate Wireless Personal Area Networks (LR-WPANs) is too few to operate many applications of WPANs in the same area. To overco...
Tae-Hyun Kim, Jae Yeol Ha, Sunghyun Choi, Wook Hyu...