11112 search results - page 1491 / 2223 » Computing Stuttering Simulations |
170
click to vote
DAC
1999
ACM
16 years 8 months ago
1999
ACM
Recently, several algorithms for interconnect optimization via repeater insertion and wire sizing have appeared based on the Elmore delay model. Using the Devgan noise metric [6] ...
213
click to vote
DAC
2002
ACM
16 years 8 months ago
2002
ACM
The ability to compute the parasitic inductance of the interconnect is critical to the timing verification of modern VLSI circuits. A challenging aspect of inductance extraction i...
189
click to vote
DAC
2003
ACM
16 years 8 months ago
2003
ACM
Early power analysis for systems-on-chip (SoC) is crucial for determining the appropriate packaging and cost. This early analysis commonly relies on evaluating power formulas for ...
195
click to vote
DAC
2003
ACM
16 years 8 months ago
2003
ACM
The use of Support Vector Machines (SVMs) to represent the performance space of analog circuits is explored. In abstract terms, an analog circuit maps a set of input design parame...
198
click to vote
DAC
2003
ACM
16 years 8 months ago
2003
ACM
This paper presents a power grid analyzer based on a random walk technique. A linear-time algorithm is first demonstrated for DC analysis, and is then extended to perform transien...