53390 search results - page 10343 / 10678 » Computer Systems Analysis |
169
click to vote
HIPEAC
2007
Springer
16 years 26 days ago
2007
Springer
Computer architects and designers rely heavily on simulation. The downside of simulation is that it is very time-consuming — simulating an industry-standard benchmark on today...
176
click to vote
HIPEAC
2007
Springer
16 years 26 days ago
2007
Springer
In a dynamic reordering superscalar processor, the front-end fetches instructions and places them in the issue queue. Instructions are then issued by the back-end execution core. T...
199
click to vote
HIPEAC
2007
Springer
16 years 26 days ago
2007
Springer
Abstract. Network processors are programmable devices that can process packets at a high speed. A network processor is typified by multithreading and heterogeneous multiprocessing...
193
click to vote
LCTRTS
2007
Springer
16 years 25 days ago
2007
Springer
The Instruction Register File (IRF) is an architectural extension for providing improved access to frequently occurring instructions. An optimizing compiler can exploit an IRF by ...
181
click to vote
MIDDLEWARE
2007
Springer
16 years 25 days ago
2007
Springer
In ad-hoc Grids where the availability of resources and tasks changes over the time, distributing the tasks among the scarce resources in a balanced way is a challenging task. In ...