Sciweavers

11061 search results - page 1951 / 2213
» Computer Architecture
Sort
View
SAMOS
2004
Springer
15 years 12 months ago
with Wide Functional Units
— Architectural resources and program recurrences are the main limitations to the amount of Instruction-Level Parallelism (ILP) exploitable from loops, the most time-consuming pa...
Miquel Pericàs, Eduard Ayguadé, Javi...
WEBI
2004
Springer
15 years 12 months ago
An Access Control Model for Web Services in Business Process
Business process describes a set of services that span enterprise boundaries and are provided by enterprises that see each other as partners. Web services is widely accepted and a...
Peng Liu, Zhong Chen
HICSS
2010
IEEE
237views Biometrics» more  HICSS 2010»
15 years 12 months ago
SafeFox: A Safe Lightweight Virtual Browsing Environment
1 The browser has become a popular attack vector for implanting code on computer operating systems. Equally critical, important sessions, such as online banking, must be protected ...
Jiang Wang, Yih Huang, Anup K. Ghosh
DATE
2003
IEEE
93views Hardware» more  DATE 2003»
15 years 12 months ago
Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip
Managing the complexity of designing chips containing billions of transistors requires decoupling computation from communication. For the communication, scalable and compositional...
Edwin Rijpkema, Kees G. W. Goossens, Andrei Radule...
DATE
2003
IEEE
97views Hardware» more  DATE 2003»
15 years 12 months ago
Enhancing Speedup in Network Processing Applications by Exploiting Instruction Reuse with Flow Aggregation
Instruction reuse is a microarchitectural technique that improves the execution time of a program by removing redundant computations at run-time. Although this is the job of an op...
G. Surendra, Subhasis Banerjee, S. K. Nandy
« Prev « First page 1951 / 2213 Last » Next »