Sciweavers

11061 search results - page 1928 / 2213
» Computer Architecture
Sort
View
IJCNN
2006
IEEE
16 years 19 days ago
A Scalable FPGA Implementation of Cellular Neural Networks for Gabor-type Filtering
— We describe an implementation of Gabor-type filters on field programmable gate arrays using the cellular neural network (CNN) architecture. The CNN template depends upon the ...
Ocean Y. H. Cheung, Philip Heng Wai Leong, Eric K....
IPCCC
2006
IEEE
16 years 19 days ago
Incorruptible system self-cleansing for intrusion tolerance
 Despite the increased focus on security, critical information systems remain vulnerable to cyber attacks. The problem stems in large part from the constant innovation and evolu...
Yih Huang, David Arsenault, Arun Sood
ISCAS
2006
IEEE
79views Hardware» more  ISCAS 2006»
16 years 19 days ago
A low-power 64-point FFT/IFFT design for IEEE 802.11a WLAN application
—In this paper, we propose a cost-effective and low-power 64-point fast Fourier transform (FFT)/inverse FFT (IFFT) architecture and chip adopting the retrenched 8-point FFT/IFFT ...
Chin-Teng Lin, Yuan-Chu Yu, Lan-Da Van
ISCAS
2006
IEEE
116views Hardware» more  ISCAS 2006»
16 years 19 days ago
Neural network stream processing core (NnSP) for embedded systems
Abstract— NnSP is a stream-based programmable and codelevel statically reconfigurable processor for realization of neural networks in embedded systems. NnSP is provided with a n...
Hadi Esmaeilzadeh, Pooya Saeedi, Babak Nadjar Araa...
ISQED
2006
IEEE
101views Hardware» more  ISQED 2006»
16 years 18 days ago
Compiler-Directed Power Density Reduction in NoC-Based Multi-Core Designs
As transistor counts keep increasing and clock frequencies rise, high power consumption is becoming one of the most important obstacles, preventing further scaling and performance...
Sri Hari Krishna Narayanan, Mahmut T. Kandemir, Oz...
« Prev « First page 1928 / 2213 Last » Next »