Sciweavers

11061 search results - page 1846 / 2213
» Computer Architecture
Sort
View
IEEEPACT
2005
IEEE
16 years 9 days ago
Dual-Core Execution: Building a Highly Scalable Single-Thread Instruction Window
Current integration trends embrace the prosperity of single-chip multi-core processors. Although multi-core processors deliver significantly improved system throughput, single-thr...
Huiyang Zhou
MICRO
2005
IEEE
105views Hardware» more  MICRO 2005»
16 years 9 days ago
Incremental Commit Groups for Non-Atomic Trace Processing
We introduce techniques to support efficient non-atomic execution of very long traces on a new binary translation based, x86-64 compatible VLIW microprocessor. Incrementally comm...
Matt T. Yourst, Kanad Ghose
MOBICOM
2005
ACM
16 years 8 days ago
PeopleNet: engineering a wireless virtual social network
People often seek information by asking other people even when they have access to vast reservoirs of information such as the Internet and libraries. This is because people are gr...
Mehul Motani, Vikram Srinivasan, Pavan Nuggehalli
MOBICOM
2005
ACM
16 years 8 days ago
Using mobile relays to prolong the lifetime of wireless sensor networks
In this paper we investigate the benefits of a heterogeneous architecture for wireless sensor networks composed of a few resource rich mobile nodes and a large number of simple s...
Wei Wang 0002, Vikram Srinivasan, Kee Chaing Chua
PLDI
2005
ACM
16 years 8 days ago
Programming ad-hoc networks of mobile and resource-constrained devices
Ad-hoc networks of mobile devices such as smart phones and PDAs represent a new and exciting distributed system architecture. Building distributed applications on such an architec...
Yang Ni, Ulrich Kremer, Adrian Stere, Liviu Iftode
« Prev « First page 1846 / 2213 Last » Next »