Sciweavers

11061 search results - page 1716 / 2213
» Computer Architecture
Sort
View
153
Voted
HPCA
1999
IEEE
15 years 11 months ago
Instruction Recycling on a Multiple-Path Processor
Processors that can simultaneously execute multiple paths of execution will only exacerbate the fetch bandwidth problem already plaguing conventional processors. On a multiple-pat...
Steven Wallace, Dean M. Tullsen, Brad Calder
ICDCS
1999
IEEE
15 years 11 months ago
Design Considerations for Distributed Caching on the Internet
In this paper, we describe the design and implementation of an integrated architecture for cache systems that scale to hundreds or thousands of caches with thousands to millions o...
Renu Tewari, Michael Dahlin, Harrick M. Vin, Jonat...
IPPS
1999
IEEE
15 years 11 months ago
NetCache: A Network/Cache Hybrid for Multiprocessors
In this paper we propose the use of an optical network not only as the communication medium, but also as a system-wide cache for the shared data in a multiprocessor. More specifica...
Enrique V. Carrera, Ricardo Bianchini
IPPS
1999
IEEE
15 years 11 months ago
PM-PVM: A Portable Multithreaded PVM
PM-PVM is a portable implementation of PVM designed to work on SMP architectures supporting multithreading. PM-PVM portability is achieved through the implementation of the PVM fu...
Claudio M. P. Santos, Júlio S. Aude
IPPS
1999
IEEE
15 years 11 months ago
DynBench: A Dynamic Benchmark Suite for Distributed Real-Time Systems
In this paper we present the architecture and framework for a benchmark suite that has been developed as part of the DeSiDeRaTa project. The proposed benchmark suite is representat...
Behrooz Shirazi, Lonnie R. Welch, Binoy Ravindran,...
« Prev « First page 1716 / 2213 Last » Next »