Sciweavers

11061 search results - page 1426 / 2213
» Computer Architecture
Sort
View
TPDS
2002
75views more  TPDS 2002»
15 years 7 months ago
An Experimental Evaluation of I/O Optimizations on Different Applications
Many large scale applications have significant I/O requirements as well as computational and memory requirements. Unfortunately, the limited number of I/O nodes provided in a typic...
Meenakshi A. Kandaswamy, Mahmut T. Kandemir, Alok ...
CODES
2010
IEEE
15 years 5 months ago
Automatic parallelization of embedded software using hierarchical task graphs and integer linear programming
The last years have shown that there is no way to disregard the advantages provided by multiprocessor System-on-Chip (MPSoC) architectures in the embedded systems domain. Using mu...
Daniel Cordes, Peter Marwedel, Arindam Mallik
ICES
2010
Springer
277views Hardware» more  ICES 2010»
15 years 5 months ago
An Efficient, High-Throughput Adaptive NoC Router for Large Scale Spiking Neural Network Hardware Implementations
Recently, a reconfigurable and biologically inspired paradigm based on network-on-chip (NoC) and spiking neural networks (SNNs) has been proposed as a new method of realising an ef...
Snaider Carrillo, Jim Harkin, Liam McDaid, Sandeep...
TC
2011
15 years 2 months ago
StageNet: A Reconfigurable Fabric for Constructing Dependable CMPs
—CMOS scaling has long been a source of dramatic performance gains. However, semiconductor feature size reduction has resulted in increasing levels of operating temperatures and ...
Shantanu Gupta, Shuguang Feng, Amin Ansari, Scott ...
JAMIA
2010
115views more  JAMIA 2010»
15 years 2 months ago
The population health record: concepts, definition, design, and implementation
In 1997, the American Medical Informatics Association proposed a US information strategy that included a population health record (PopHR). Despite subsequent progress on the conce...
Daniel J. Friedman, R. Gibson Parrish II
« Prev « First page 1426 / 2213 Last » Next »