Sciweavers

11061 search results - page 1380 / 2213
» Computer Architecture
Sort
View
IPPS
1998
IEEE
15 years 12 months ago
Optimizing Data Scheduling on Processor-in-Memory Arrays
In the study of PetaFlop project, Processor-In-Memory array was proposed to be a target architecture in achieving 1015 floating point operations per second computing performance. ...
Yi Tian, Edwin Hsing-Mean Sha, Chantana Chantrapor...
VISUALIZATION
1997
IEEE
15 years 12 months ago
Constrained 3D navigation with 2D controllers
Navigation through 3D spaces is required in many interactive graphics and virtual reality applications. We consider the subclass of situations in which a 2D device such as a mouse...
Andrew J. Hanson, Eric A. Wernert
ICDCS
1996
IEEE
15 years 11 months ago
Supporting a Flexible Parallel Programming Model on a Network of Workstations
We introduce a shared memory software prototype system for executing programs with nested parallelism on a network of workstations. This programming model exhibits a very convenie...
Shih-Chen Huang, Zvi M. Kedem
ICS
2010
Tsinghua U.
15 years 10 months ago
Speeding up Nek5000 with autotuning and specialization
Autotuning technology has emerged recently as a systematic process for evaluating alternative implementations of a computation, in order to select the best-performing solution for...
Jaewook Shin, Mary W. Hall, Jacqueline Chame, Chun...
ERCIM
2007
124views more  ERCIM 2007»
15 years 7 months ago
Cancer Treatment Planning with Grid-Based Technology
sented by abstract mathematical structures, and visualization is used to convert these into pictures. At the core of every simulation is a mathematical model that is evaluated by a...
Robert G. Belleman, Michael Scarpa, Bram Stolk
« Prev « First page 1380 / 2213 Last » Next »