Sciweavers

903 search results - page 165 / 181
» Completeness Results for Memory Logics
Sort
View
IISWC
2008
IEEE
16 years 17 days ago
Accelerating multi-core processor design space evaluation using automatic multi-threaded workload synthesis
The design and evaluation of microprocessor architectures is a difficult and time-consuming task. Although small, handcoded microbenchmarks can be used to accelerate performance e...
Clay Hughes, Tao Li
MICRO
2008
IEEE
138views Hardware» more  MICRO 2008»
16 years 17 days ago
Hybrid analytical modeling of pending cache hits, data prefetching, and MSHRs
As the number of transistors integrated on a chip continues to increase, a growing challenge is accurately modeling performance in the early stages of processor design. Analytical...
Xi E. Chen, Tor M. Aamodt
OOPSLA
2005
Springer
15 years 11 months ago
Constructing a metacircular Virtual machine in an exploratory programming environment
Can virtual machine developers benefit from religiously observing the principles more often embraced for exploratory programming? To find out, we are concurrently constructing two...
David Ungar, Adam Spitz, Alex Ausch
VISUALIZATION
2000
IEEE
15 years 10 months ago
Extracting regions of interest applying a local watershed transformation
In this paper, we present a new technique for extracting regions of interest (ROI) applying a local watershed transformation. The proposed strategy for computing catchment basins ...
Stanislav L. Stoev, Wolfgang Straßer
CHINZ
2007
ACM
15 years 10 months ago
Evaluation of spatial abilities through tabletop AR
Research has been done into improving the means by which we organise and manage information. The usefulness of 2D versus 3D interfaces and environments has also been debated and e...
Moffat Mathews, Madan Challa, Cheng-Tse Chu, Gu Ji...