931 search results - page 119 / 187 » Compiling for vector-thread architectures |
154
click to vote
ISCA
2007
IEEE
16 years 13 days ago
2007
IEEE
This paper presents core fusion, a reconfigurable chip multiprocessor (CMP) architecture where groups of fundamentally independent cores can dynamically morph into a larger CPU, ...
167
click to vote
XSYM
2007
Springer
16 years 7 days ago
2007
Springer
To globally optimize execution plans for XQuery expressions, a plan generator must generate and compare plan alternatives. In proven compiler architectures, the unit of plan genera...
167
click to vote
IPPS
2006
IEEE
16 years 5 days ago
2006
IEEE
By coupling a reconfigurable hardware to a standard processor, high levels of flexibility and adaptability are achieved. However, this approach requires modifications to the compi...
163
click to vote
ASPDAC
2006
ACM
16 years 3 days ago
2006
ACM
– In real-time multimedia processing systems a very large part of the power consumption is due to the data storage and data transfer. Moreover, the area cost is often largely dom...
177
click to vote
FPL
2005
Springer
15 years 11 months ago
2005
Springer
Abstract. We propose CUSTARD — CUStomisable Threaded ARchitecture — a soft processor design space that combines support for multiple hardware threads and automatically generate...