Sciweavers

2583 search results - page 322 / 517
» Compiling for stream processing
Sort
View
PLDI
2004
ACM
15 years 12 months ago
Balancing register allocation across threads for a multithreaded network processor
+ Modern network processors employ multi-threading to allow concurrency amongst multiple packet processing tasks. We studied the properties of applications running on the network p...
Xiaotong Zhuang, Santosh Pande
DASFAA
2003
IEEE
99views Database» more  DASFAA 2003»
15 years 11 months ago
Scalable View Expansion in a Peer Mediator System
To integrate many data sources we use a peer mediator framework where views defined in the peers are logically composed in terms of each other. A common approach to execute queri...
Timour Katchaounov, Vanja Josifovski, Tore Risch
ASAP
2007
IEEE
112views Hardware» more  ASAP 2007»
15 years 8 months ago
Scheduling Register-Allocated Codes in User-Guided High-Level Synthesis
In high-level synthesis, as for compilers, an important question is when register assignment should take place. Unlike compilers for which the processor architecture is given, syn...
Alain Darte, C. Quinson
QNS
1996
15 years 7 months ago
Real Inferno
Inferno is an operating system well suited to applications that need to be portable, graphical, and networked. This paper describes the fundamental oating point facilities of the...
Eric Grosse
MAM
2007
157views more  MAM 2007»
15 years 6 months ago
Executing large algorithms on low-capacity FPGAs using flowpath partitioning and runtime reconfiguration
This paper describes a new method of executing a software program on an FPGA for embedded systems. Rather than combine reconfigurable logic with a microprocessor core, this method...
Darrin M. Hanna, Michael DuChene