Sciweavers

1198 search results - page 128 / 240
» Compiling for EDGE Architectures
Sort
View
CSREAESA
2004
15 years 7 months ago
Link-Time Compaction of MIPS Programs
Embedded systems often have limited amounts of available memory, thus encouraging the development of compact programs. This paper presents a link-time program compactor for the emb...
Matias Madou, Bjorn De Sutter, Bruno De Bus, Ludo ...
GECCO
1999
Springer
111views Optimization» more  GECCO 1999»
15 years 10 months ago
Evolving a behavior-based control architecture- From simulations to the real world
Genetic programming makes it possible to automatically search the space of possible programs. First we evolved a behavior-based control architecture using computer simulations. Th...
Marc Ebner, Andreas Zell
CGO
2008
IEEE
16 years 26 days ago
Parallel-stage decoupled software pipelining
In recent years, the microprocessor industry has embraced chip multiprocessors (CMPs), also known as multi-core architectures, as the dominant design paradigm. For existing and ne...
Easwaran Raman, Guilherme Ottoni, Arun Raman, Matt...
LCTRTS
2007
Springer
16 years 15 days ago
Tetris: a new register pressure control technique for VLIW processors
The run-time performance of VLIW (very long instruction word) microprocessors depends heavily on the effectiveness of its associated optimizing compiler. Typical VLIW compiler pha...
Weifeng Xu, Russell Tessier
VSTTE
2005
Springer
15 years 12 months ago
Verifying Design with Proof Scores
: Verifying design instead of code can be an effective and practical approach to obtaining verified software. This paper argues that proof scores are an attractive method for ver...
Kokichi Futatsugi, Joseph A. Goguen, Kazuhiro Ogat...