Sciweavers

4469 search results - page 412 / 894
» Comparing and Combining Profiles
Sort
View
ICCD
1995
IEEE
51views Hardware» more  ICCD 1995»
15 years 10 months ago
Implementing a STARI chip
STARI is a high-speed signaling technique that uses both synchronous and self-timed circuits. To demonstrate STARI, a chip has been fabricated using the MOSIS 2 CMOS process. In a...
Mark R. Greenstreet
ICS
1995
Tsinghua U.
15 years 10 months ago
Optimum Modulo Schedules for Minimum Register Requirements
Modulo scheduling is an e cient technique for exploiting instruction level parallelism in a variety of loops, resulting in high performance code but increased register requirement...
Alexandre E. Eichenberger, Edward S. Davidson, San...
RTSS
1995
IEEE
15 years 10 months ago
Compositional and Symbolic Model-Checking of Real-Time Systems
E cient automatic model-checking algorithms for real-time systems have been obtained in recent years based on the state-region graph technique of Alur, Courcoubetis and Dill. Howe...
Kim Guldstrand Larsen, Paul Pettersson, Wang Yi
VLDB
1995
ACM
135views Database» more  VLDB 1995»
15 years 10 months ago
Sampling-Based Estimation of the Number of Distinct Values of an Attribute
We provide several new sampling-based estimators of the number of distinct values of an attribute in a relation. We compare these new estimators to estimators from the database an...
Peter J. Haas, Jeffrey F. Naughton, S. Seshadri, L...
ICDE
1987
IEEE
143views Database» more  ICDE 1987»
15 years 10 months ago
A Query Processing Strategy for the Decomposed Storage Model
Handling parallelism in database systems involves the specification of a storage model, a placement strategy, and a query processing strategy. An important goal is to determine th...
Setrag Khoshafian, George P. Copeland, Thomas Jago...