20197 search results - page 522 / 4040 » Comparing Computational Power |
190
click to vote
DAC
2002
ACM
16 years 8 months ago
2002
ACM
In this paper we propose a novel integrated circuit and architectural level technique to reduce leakage power consumption in high performance cache memories using single Vt (trans...
170
click to vote
MOBIHOC
2005
ACM
16 years 6 months ago
2005
ACM
Recently, several studies have analyzed the statistical properties of low power wireless links in real environments, clearly demonstrating the differences between experimentally o...
184
click to vote
MICRO
2008
IEEE
16 years 1 months ago
2008
IEEE
Any architectural optimization aims at satisfying the end user. However, modern architectures execute with little to no knowledge about the individual user. If architectures could...
249
click to vote
RTSS
1998
IEEE
15 years 11 months ago
1998
IEEE
The energy efficiency of systems-on-a-chip can be much improved if one were to vary the supply voltage dynamically at run time. In this paper we describe the synthesis of systems-...
168
click to vote
PATMOS
2000
Springer
15 years 10 months ago
2000
Springer
Abstract. The emergence of data-intensive applications in mobile environments has resulted in portable electronic systems with increasingly large dynamic memories. The typical oper...