Sciweavers

20197 search results - page 326 / 4040
» Comparing Computational Power
Sort
View
MICRO
2010
IEEE
173views Hardware» more  MICRO 2010»
15 years 4 months ago
Single-Chip Heterogeneous Computing: Does the Future Include Custom Logic, FPGAs, and GPGPUs?
To extend the exponential performance scaling of future chip multiprocessors, improving energy efficiency has become a first-class priority. Single-chip heterogeneous computing ha...
Eric S. Chung, Peter A. Milder, James C. Hoe, Ken ...
DATE
2005
IEEE
118views Hardware» more  DATE 2005»
16 years 9 days ago
An Iterative Algorithm for Battery-Aware Task Scheduling on Portable Computing Platforms
In this work we consider battery powered portable systems which either have Field Programmable Gate Arrays (FPGA) or voltage and frequency scalable processors as their main proces...
Jawad Khan, Ranga Vemuri
DAC
1995
ACM
15 years 10 months ago
A Survey of Optimization Techniques Targeting Low Power VLSI Circuits
—We survey state-of-the-art optimization methods that target low power dissipation in VLSI circuits. Optimizations at the circuit, logic, architectural and system levels are cons...
Srinivas Devadas, Sharad Malik
INFOCOM
2002
IEEE
15 years 11 months ago
Downlink Power Allocation for Multi-class CDMA Wireless Networks
Abstract—In this paper we consider the downlink power allocation problem for multi-class CDMA wireless networks. We use a utility based power allocation framework to treat multi-...
Jangwon Lee, Ravi Mazumdar, Ness B. Shroff
CVPR
2008
IEEE
16 years 8 months ago
Non-negative graph embedding
We introduce a general formulation, called non-negative graph embedding, for non-negative data decomposition by integrating the characteristics of both intrinsic and penalty graph...
Jianchao Yang, Shuicheng Yan, Yun Fu, Xuelong Li, ...