Sciweavers

    20197 search results - page 275 / 4040
    » Comparing Computational Power
    Sort
    View
    ISQED
    2009
    IEEE
    124views Hardware» more  ISQED 2009»
    Revisiting the linear programming framework for leakage power vs. performance optimization
    16 years 1 months ago
    Revisiting the linear programming framework for leakage power vs. performance optimization
    Download  vlsicad.ucsd.edu
    — This paper revisits and extends a general linear programming(LP) formulation to exploit multiple knobs such as multi-Lgate footprint-compatible libraries and post-layout Lgateb...
    Kwangok Jeong, Andrew B. Kahng, Hailong Yao
    claim paper
    Read More »
    CODES
    2007
    IEEE
    114views Software Engineering» more  CODES 2007»
    A low power VLIW processor generation method by means of extracting non-redundant activation conditions
    16 years 29 days ago
    A low power VLIW processor generation method by means of extracting non-redundant activation conditions
    Download  www.cecs.uci.edu
    This paper proposes a low power VLIW processor generation method by automatically extracting non-redundant activation conditions of pipeline registers for clock gating. It is impo...
    Hirofumi Iwato, Keishi Sakanushi, Yoshinori Takeuc...
    claim paper
    Read More »
    TVLSI
    2010
    200views Artificial Intelligence» more  TVLSI 2010»
    A Novel Variation-Tolerant Keeper Architecture for High-Performance Low-Power Wide Fan-In Dynamic or Gates
    15 years 1 months ago
    A Novel Variation-Tolerant Keeper Architecture for High-Performance Low-Power Wide Fan-In Dynamic or Gates
    Download  www.ece.ucsb.edu
    Dynamic gates have been excellent choice in the design of high-performance modules in modern microprocessors. The only limitation of dynamic gates is their relatively low noise mar...
    Hamed F. Dadgour, Kaustav Banerjee
    claim paper
    Read More »
    DAC
    2007
    ACM
    96views Computer Architecture» more  DAC 2007»
    Using Negative Edge Triggered FFs to Reduce Glitching Power in FPGA Circuits
    16 years 7 months ago
    Using Negative Edge Triggered FFs to Reduce Glitching Power in FPGA Circuits
    Download  www.eecg.toronto.edu
    Tomasz S. Czajkowski, Stephen Dean Brown
    claim paper
    Read More »
    DAC
    1999
    ACM
    139views Computer Architecture» more  DAC 1999»
    Dynamic Power Management Based on Continuous-Time Markov Decision Processes
    16 years 7 months ago
    Dynamic Power Management Based on Continuous-Time Markov Decision Processes
    Download  atrak.usc.edu
    Qinru Qiu, Massoud Pedram
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    i2PDF i2Img i2Text i2OCR i2Symbol i2Type i2Speak i2Style i2Arabic i2Bopomo Latex Equation Editor
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2026, USA.