Sciweavers

20197 search results - page 188 / 4040
» Comparing Computational Power
Sort
View
DSN
2008
IEEE
16 years 28 days ago
Scheduling algorithms for unpredictably heterogeneous CMP architectures
In future large-scale multi-core microprocessors, hard errors and process variations will create dynamic heterogeneity, causing performance and power characteristics to differ amo...
Jonathan A. Winter, David H. Albonesi
DCC
2008
IEEE
15 years 8 months ago
Design and Implementation of a High-Performance Microprocessor Cache Compression Algorithm
Researchers have proposed using hardware data compression units within the memory hierarchies of microprocessors in order to improve performance, energy efficiency, and functional...
Xi Chen, Lei Yang, Haris Lekatsas, Robert P. Dick,...
CGF
2005
167views more  CGF 2005»
15 years 6 months ago
Adaptive Deformable Models for Graphics and Vision
Deformable models are a powerful tool in both computer graphics and computer vision. The description and implementation of the deformations have to be simultaneously flexible and ...
Siome Goldenstein, Christian Vogler, Luiz Velho
ISCAS
2008
IEEE
112views Hardware» more  ISCAS 2008»
16 years 27 days ago
Power optimization of weighted bit-product summation tree for elementary function generator
— In this paper we propose a method for lowering the power consumption in our previously proposed method for approximating elementary functions. By rearranging the interconnect o...
Saeeid Tahmasbi Oskuii, Kenny Johansson, Oscar Gus...
ACE
2004
171views Education» more  ACE 2004»
15 years 7 months ago
Teaching Computer Architecture in Introductory Computing: Why? and How?
This paper discusses our rationale for teaching the fundamentals of computer architecture early in the computer science (CS) degree program. We also describe an active learning te...
Kris D. Powers