5334 search results - page 646 / 1067 » Communicating quantum processes |
165
click to vote
IPPS
2005
IEEE
16 years 14 days ago
2005
IEEE
The problem of scheduling independent tasks on heterogeneous trees is considered. The nodes of the tree may have different processing times, and links different communication time...
168
click to vote
ISCAS
2005
IEEE
16 years 14 days ago
2005
IEEE
—A high-throughput hardware architecture and FPGA implementation of the 64-bit NESSIE proposal, MISTY1 block cipher, is presented in this paper. This architecture, in contrast to...
178
click to vote
ISQED
2005
IEEE
16 years 14 days ago
2005
IEEE
In this paper, design and measurement results of a test chip that intends to evaluate differences between layout techniques for rectangular unit-capacitor arrays are introduced. P...
150
click to vote
MSE
2005
IEEE
16 years 14 days ago
2005
IEEE
In this paper we present an FPGA-based daughtercard designed for TI’s C6000 family of DSP Starter Kits (DSKs). The hardware, initially designed for a course project, provides a ...
162
click to vote
TPHOL
2005
IEEE
16 years 14 days ago
2005
IEEE
The Verisoft project aims at the pervasive formal verification of entire computer systems. In particular, the seamless verification of the academic system is attempted. This syst...