6031 search results - page 782 / 1207 » Communicating Transaction Processes |
156
click to vote
DATE
2007
IEEE
16 years 1 months ago
2007
IEEE
In this paper we present a systematic comparison between two different implementations of a distributed Network on Chip: fully asynchronous and multi-synchronous. The NoC architec...
146
click to vote
DFT
2007
IEEE
16 years 1 months ago
2007
IEEE
We address two problems in this work, namely, 1) the resilience challenge in the future chips made up of massively defective nanoelements and organized in replicative multicore ar...
189
click to vote
DSN
2007
IEEE
16 years 1 months ago
2007
IEEE
When employing a consensus algorithm for state machine replication, should one optimize for the case that all communication links are usually timely, or for fewer timely links? Do...
169
click to vote
GLOBECOM
2007
IEEE
16 years 1 months ago
2007
IEEE
Abstract—A bit-node centric decoder architecture for lowdensity parity-check codes is proposed. This architecture performs the optimum sum-product algorithm. A bit node processin...
187
click to vote
GLOBECOM
2007
IEEE
16 years 1 months ago
2007
IEEE
Abstract— In this paper, a Dynamic Source Routing (DSR)based directional routing protocol is invoked for wireless ad hoc networks using directional antennas. This is designed to ...