Sciweavers

10891 search results - page 464 / 2179
» Combining Model Reductions
Sort
View
ICCD
2004
IEEE
138views Hardware» more  ICCD 2004»
16 years 3 months ago
A Novel Low-Power Scan Design Technique Using Supply Gating
— Reduction in test power is important to improve battery life in portable devices employing periodic self-test, to increase reliability of testing and to reduce test-cost. In sc...
Swarup Bhunia, Hamid Mahmoodi-Meimand, Saibal Mukh...
ICCD
2000
IEEE
75views Hardware» more  ICCD 2000»
16 years 3 months ago
Hybridizing and Coalescing Load Value Predictors
Most well-performing load value predictors are hybrids that combine multiple predictors into one. Such hybrids are often large. To reduce their size and to improve their performan...
Martin Burtscher, Benjamin G. Zorn
ICCAD
2008
IEEE
89views Hardware» more  ICCAD 2008»
16 years 3 months ago
Temperature aware task sequencing and voltage scaling
Abstract—On-chip power density and temperature are rising exponentially with decreasing feature sizes. This alarming trend calls for temperature management at every level of syst...
Ramkumar Jayaseelan, Tulika Mitra
ISQED
2009
IEEE
86views Hardware» more  ISQED 2009»
16 years 1 months ago
Uncriticality-directed scheduling for tackling variation and power challenges
The advance in semiconductor technologies presents the serious problem of parameter variations. They affect threshold voltage of transistors and thus circuit delay has variability...
Toshinori Sato, Shingo Watanabe
ICAC
2008
IEEE
16 years 1 months ago
Tailoring Resources: The Energy Efficient Consolidation Strategy Goes Beyond Virtualization
Virtualization and consolidation are two complementary techniques widely adopted in a global strategy to reduce system management complexity. In this paper we show how two simple ...
Jordi Torres, David Carrera, Vicenç Beltran...