Sciweavers

4842 search results - page 608 / 969
» Combining Estimators to Improve Performance
Sort
View
ISVLSI
2007
IEEE
107views VLSI» more  ISVLSI 2007»
16 years 1 months ago
A Hash-based Approach for Functional Regularity Extraction During Logic Synthesis
Performance, power, and functionality, yield and manufacturability are rapidly becoming additional critical factors that must be considered at higher levels of ion. A possible sol...
Angelo P. E. Rosiello, Fabrizio Ferrandi, Davide P...
FPL
2007
Springer
124views Hardware» more  FPL 2007»
16 years 1 months ago
HARTES Toolchain Early Evaluation: Profiling, Compilation and HDL Generation
The aim of the hArtes project is to facilitate and automate the rapid design and development of heterogeneous embedded systems, targeting a combination of a general purpose embedd...
Koen Bertels, Georgi Kuzmanov, Elena Moscu Panaint...
SAMOS
2007
Springer
16 years 1 months ago
Trade-Offs Between Voltage Scaling and Processor Shutdown for Low-Energy Embedded Multiprocessors
When peak performance is unnecessary, Dynamic Voltage Scaling (DVS) can be used to reduce the dynamic power consumption of embedded multiprocessors. In future technologies, however...
Pepijn J. de Langen, Ben H. H. Juurlink
DASC
2006
IEEE
16 years 1 months ago
Service Clouds: A Distributed Infrastructure for Constructing Autonomic Communication Services
Abstract— This paper describes Service Clouds, a distributed infrastructure designed to facilitate rapid prototyping and deployment of services that enhance communication perform...
Philip K. McKinley, Farshad A. Samimi, Jonathan K....
DATE
2006
IEEE
104views Hardware» more  DATE 2006»
16 years 1 months ago
Optimizing sequential cycles through Shannon decomposition and retiming
—Optimizing sequential cycles is essential for many types of high-performance circuits, such as pipelines for packet processing. Retiming is a powerful technique for speeding pip...
Cristian Soviani, Olivier Tardieu, Stephen A. Edwa...