Sciweavers

3395 search results - page 476 / 679
» Circuit-aware architectural simulation
Sort
View
INFOCOM
2002
IEEE
15 years 11 months ago
Ultrafast Photonic Label Switch for Asynchronous Packets of Variable Length
- This paper describes new optical switching architectures supporting asynchronous variable-length packets. Output line contention is resolved by optical delay line buffers. By int...
Masayuki Murata, Ken-ichi Kitayama
169
Voted
ISQED
2002
IEEE
106views Hardware» more  ISQED 2002»
15 years 11 months ago
Trading off Reliability and Power-Consumption in Ultra-low Power Systems
Critical systems like pace-makers, defibrillators, wearable computers and other electronic gadgets have to be designed not only for reliability but also for ultra-low power consu...
Atul Maheshwari, Wayne Burleson, Russell Tessier
167
Voted
ISSS
2002
IEEE
125views Hardware» more  ISSS 2002»
15 years 11 months ago
Design Experience of a Chip Multiprocessor Merlot and Expectation to Functional Verification
We have fabricated a Chip Multiprocessor prototype code-named Merlot to proof our novel speculative multithreading architecture. On Merlot, multiple threads provide wider issue wi...
Satoshi Matsushita
174
Voted
ICS
2010
Tsinghua U.
15 years 11 months ago
Small-ruleset regular expression matching on GPGPUs: quantitative performance analysis and optimization
We explore the intersection between an emerging class of architectures and a prominent workload: GPGPUs (General-Purpose Graphics Processing Units) and regular expression matching...
Jamin Naghmouchi, Daniele Paolo Scarpazza, Mladen ...
MM
2000
ACM
217views Multimedia» more  MM 2000»
15 years 11 months ago
Design and implementation of the parallel multimedia file system based on message distribution
The two-layered distributed clustered server architecture consisting of a control server and a group of storage servers has been widely used to support multimedia file systems. Wi...
Seung-Ho Park, Si-Yong Park, Gwang Moon Kim, Ki-Do...