Sciweavers

3395 search results - page 474 / 679
» Circuit-aware architectural simulation
Sort
View
LCN
2003
IEEE
15 years 12 months ago
Assuring Fair Allocation of Excess Bandwidth in Reservation Based Core-Stateless Networks
Assuring guaranteed services and providing fair bandwidth sharing are much sought characteristics in the current network architecture research. The IntServ approaches achieve thos...
Avadora Dumitrescu, Jarmo Harju
MICRO
2003
IEEE
106views Hardware» more  MICRO 2003»
15 years 12 months ago
Near-Optimal Precharging in High-Performance Nanoscale CMOS Caches
High-performance caches statically pull up the bitlines in all cache subarrays to optimize cache access latency. Unfortunately, such an architecture results in a significant wast...
Se-Hyun Yang, Babak Falsafi
CASES
2003
ACM
15 years 12 months ago
Polynomial-time algorithm for on-chip scratchpad memory partitioning
Focusing on embedded applications, scratchpad memories (SPMs) look like a best-compromise solution when taking into account performance, energy consumption and die area. The main ...
Federico Angiolini, Luca Benini, Alberto Caprara
DAC
2003
ACM
15 years 12 months ago
NORM: compact model order reduction of weakly nonlinear systems
This paper presents a compact Nonlinear model Order Reduction Method (NORM) that is applicable for time-invariant and time-varying weakly nonlinear systems. NORM is suitable for r...
Peng Li, Lawrence T. Pileggi
DAC
2003
ACM
15 years 12 months ago
Fast timing-driven partitioning-based placement for island style FPGAs
In this paper we propose a partitioning-based placement algorithm for FPGAs. The method incorporates simple, but effective heuristics that target delay minimization. The placement...
Pongstorn Maidee, Cristinel Ababei, Kia Bazargan