Sciweavers

3395 search results - page 465 / 679
» Circuit-aware architectural simulation
Sort
View
IROS
2008
IEEE
138views Robotics» more  IROS 2008»
16 years 1 months ago
Blended local planning for generating safe and feasible paths
Abstract— Many planning approaches adhere to the twotiered architecture consisting of a long-range, low fidelity global planner and a short-range high fidelity local planner. W...
Ling Xu, Anthony Stentz
ISCAS
2008
IEEE
121views Hardware» more  ISCAS 2008»
16 years 1 months ago
A novel flash analog-to-digital converter
—In this paper a new ADC architecture of flash type is proposed. This proposed N-bit flash ADC replaces the (2N -1)-toN encoder with two (2N/2 -1)-to-(N/2) encoders to accomplish...
Chia-Nan Yeh, Yen-Tai Lai
GLOBECOM
2007
IEEE
16 years 29 days ago
AMBER Sched: An Analytical Model Based Resource Scheduler for Programmable Routers
—The growth of the Internet in the last years has been pushed by increasing requirements in terms of capacity, security and reliability. Moreover, improvements in multimedia appl...
Domenico Ficara, Stefano Giordano, Michele Pagano,...
ICC
2007
IEEE
130views Communications» more  ICC 2007»
16 years 28 days ago
Off-network Control for Scalable Routing in Very Large Sensor Networks
—This paper presents an architectural solution to address the problem of scalable routing in very large sensor networks. The control complexities of the existing sensor routing p...
Tao Wu, Subir K. Biswas
ICC
2007
IEEE
141views Communications» more  ICC 2007»
16 years 28 days ago
Availability-Constrained Shared Backup Path Protection (SBPP) for GMPLS-Based Spare Capacity Reprovisioning
– Shared-backup path protection (SBPP) has been widely studied in the GMPLS networks due to its efficient spare capacity sharing and flexibility in service provisioning. This pap...
Qi Guo, Pin-Han Ho, Anwar Haque, Hussein T. Moufta...