Sciweavers

3395 search results - page 459 / 679
» Circuit-aware architectural simulation
Sort
View
CODES
2007
IEEE
16 years 29 days ago
Thread warping: a framework for dynamic synthesis of thread accelerators
We present a dynamic optimization technique, thread warping, that uses a single processor on a multiprocessor system to dynamically synthesize threads into custom accelerator circ...
Greg Stitt, Frank Vahid
ICC
2007
IEEE
198views Communications» more  ICC 2007»
16 years 28 days ago
On Control Plane for Service Provisioning in Light-trail WDM Optical Ring Networks
: A light-trail is a generalized lightpath that enables multiple nodes to statistically share an optical communication path (wavelength bus). A light-trail is different from a ligh...
Ashwin Gumaste, Janak Chandarana, Paresh Bafna, Na...
MICRO
2007
IEEE
167views Hardware» more  MICRO 2007»
16 years 27 days ago
Informed Microarchitecture Design Space Exploration Using Workload Dynamics
Program runtime characteristics exhibit significant variation. As microprocessor architectures become more complex, their efficiency depends on the capability of adapting with wor...
Chang-Burm Cho, Wangyuan Zhang, Tao Li
VLSID
2006
IEEE
192views VLSI» more  VLSID 2006»
16 years 19 days ago
Beyond RTL: Advanced Digital System Design
This tutorial focuses on advanced techniques to cope with the complexity of designing modern digital chips which are complete systems often containing multiple processors, complex...
Shiv Tasker, Rishiyur S. Nikhil
INFOCOM
2005
IEEE
16 years 6 days ago
IPStash: a set-associative memory approach for efficient IP-lookup
—IP-Lookup is a challenging problem because of the increasing routing table sizes, increased traffic, and higher speed links. These characteristics lead to the prevalence of hard...
Stefanos Kaxiras, Georgios Keramidas