Sciweavers

3395 search results - page 455 / 679
» Circuit-aware architectural simulation
Sort
View
ISCAS
2006
IEEE
118views Hardware» more  ISCAS 2006»
16 years 19 days ago
A robust continuous-time multi-dithering technique for laser communications using adaptive optics
A robust system architecture to achieve optical coherency free optimization. Several methods that had been proposed in the in multiple-beam free-space laser communication links wit...
Dimitrios N. Loizos, Paul-Peter Sotiriadis, Gert C...
PPOPP
2003
ACM
15 years 12 months ago
Programming the FlexRAM parallel intelligent memory system
In an intelligent memory architecture, the main memory of a computer is enhanced with many simple processors. The result is a highly-parallel, heterogeneous machine that is able t...
Basilio B. Fraguela, Jose Renau, Paul Feautrier, D...
DAC
1999
ACM
15 years 11 months ago
Cycle and Phase Accurate DSP Modeling and Integration for HW/SW Co-Verification
We present our practical experience in the modeling and integration of cycle/phase-accurate instruction set architecture (ISA) models of digital signal processors (DSPs) with othe...
Lisa M. Guerra, Joachim Fitzner, Dipankar Talukdar...
IJCNN
2006
IEEE
16 years 20 days ago
Venn-like models of neo-cortex patches
— This work presents a new architecture of artificial neural networks – Venn Networks, which produce localized activations in a 2D map while executing simple cognitive tasks. T...
Fernando Buarque de Lima Neto, Philippe De Wilde
220
Voted
CASES
2006
ACM
16 years 18 days ago
Automatic performance model construction for the fast software exploration of new hardware designs
Developing an optimizing compiler for a newly proposed architecture is extremely difficult when there is only a simulator of the machine available. Designing such a compiler requ...
John Cavazos, Christophe Dubach, Felix V. Agakov, ...