3395 search results - page 435 / 679 » Circuit-aware architectural simulation |
176
click to vote
DAC
2003
ACM
15 years 12 months ago
2003
ACM
We present a new technique to examine the trade-off regions of a circuit where its competing performances become “simultaneously optimal”, i.e. Pareto optimal. It is based on ...
145
click to vote
DAC
2000
ACM
15 years 11 months ago
2000
ACM
ct General-purpose programming languages (GPL) are effective vehicles for FPGA design because they are easy to use, extensible, widely available, and can be used to describe both t...
159
click to vote
DAC
2000
ACM
15 years 11 months ago
2000
ACM
—Chemical–mechanical polishing (CMP) is an enabling technique used in deep-submicrometer VLSI manufacturing to achieve long range oxide planarization. Post-CMP oxide topography...
150
click to vote
DAC
1998
ACM
16 years 7 months ago
1998
ACM
A C++ based programming environment for the design of complex high speed ASICs is presented. The design of a 75 Kgate DECT transceiver is used as a driver example. Compact descrip...
146
click to vote
VLSID
2005
IEEE
16 years 7 months ago
2005
IEEE
Designing NoC-based systems has become increasingly complex with support for multiple functionalities. Decisions regarding interconnections between the heterogeneous system compon...