Sciweavers

3395 search results - page 414 / 679
» Circuit-aware architectural simulation
Sort
View
HPCA
2000
IEEE
15 years 11 months ago
Decoupled Value Prediction on Trace Processors
Value prediction is a technique that breaks true data dependences by predicting the outcome of an instruction, and executes speculatively its data-dependent instructions based on ...
Sang Jeong Lee, Yuan Wang, Pen-Chung Yew
DAC
1999
ACM
15 years 11 months ago
On-Chip Inductance Issues in Multiconductor Systems
As the family of Alpha microprocessors continues to scale into more advanced technologies with very high frequency edge rates and multiple layers of interconnect, the issue of cha...
Shannon V. Morton
DAC
1999
ACM
15 years 11 months ago
Verification and Management of a Multimillion-Gate Embedded Core Design
Verification is one of the most critical and time-consuming tasks in today's design processes. This paper demonstrates the verification process of a 8.8 million gate design u...
Johann Notbauer, Thomas W. Albrecht, Georg Niedris...
ICNP
1999
IEEE
15 years 11 months ago
Evaluation of Bandwidth Broker Signaling
The Differentiated Services (DiffServ) architecture for the Internet implements a scalable mechanism for qualityof-service (QoS) provisioning. Bandwidth brokers represent the inst...
Manuel Günter, Torsten Braun
SIGMETRICS
1997
ACM
111views Hardware» more  SIGMETRICS 1997»
15 years 11 months ago
Cache Behavior of Network Protocols
In this paper we present a performance study of memory reference behavior in network protocol processing, using an Internet-based protocol stack implemented in the x-kernel runnin...
Erich M. Nahum, David J. Yates, James F. Kurose, D...