3395 search results - page 406 / 679 » Circuit-aware architectural simulation |
161
click to vote
DAC
2008
ACM
16 years 7 months ago
2008
ACM
Exponential increases in architectural design complexity threaten to make traditional processor design optimization techniques intractable. Genetically programmed response surface...
131
click to vote
VLSID
2006
IEEE
16 years 7 months ago
2006
IEEE
A low power multilevel interconnect architecture that uses wave-pipelined multiplexed (WPM) interconnect routing is proposed in this paper. WPM takes advantage of existing interco...
128
click to vote
VLSID
2005
IEEE
16 years 7 months ago
2005
IEEE
We propose a method to minimize power dissipation in current-mode CMOS analog and multiple-valued logic (MVL) circuits employing a stack of current comparators. First, we present ...
176
click to vote
VLSID
2005
IEEE
16 years 7 months ago
2005
IEEE
Java is increasingly being used as a language and binary format for low power, embedded systems. Current software only approaches to Java execution do not always suit the type of ...
173
click to vote
HPCA
2002
IEEE
16 years 7 months ago
2002
IEEE
This paper explores the concept of micro-architectural loops and discusses their impact on processor pipelines. In particular, we establish the relationship between loose loops an...